Part Number Hot Search : 
S8222 F8685 SSF5508 T1504 E001503 26715QUQ 14KESD10 ADF4111
Product Description
Full Text Search
 

To Download MN3306 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  mn3300 series 1 MN3306 128-stage ultra low voltage operation bbd for audio signals n overview the MN3306 is a 128-stage ultra low voltage operation bbd variable delay line in audio frequency range. the device operates on + 3v supply and provides a signal delay up to 6.4 ms and is suitable for use as reverberation effect of low voltage operation audio equipment such as portable stereo, radio cassette recorder and microphone. n features variable signal delay of the audio signal : 0.064 to 6.4 ms wide range of supply voltage : 1.8 to 5.0 v no insertion loss : l i = 0 db typ. wide dynamic range : s/n = 79 db typ. low distortion : thd = 0.3 % typ. (v i = 0.22 v rms ) clock frequency range : 10 to 200 khz (1.8 v v dd < 4.0 v) 10 khz to 1 mhz (4.0 v v dd 5.0 v) n-channel 2-layer silicon gate process 8-pin dual-in-line plastic package n applications reverberation and echo effects of audio equipment such as radio cassette recorder, car radio, portable radio, portable stereo, echo microphone and karaoke machine, etc. sound effect of electronic musical instruments variable or fixed delay of analog signals dip008-p-0300 pin no. symbol pin name description 1 gnd ground pin connected to ground. 2 cp2 clock input 2 basic clock pulse is applied to transfer electric charge of bbd. 3 in signal input pin analog signal to be delayed is input. most suitable dc bias should be applied to this pin. 4v dd v dd apply pin bias is applied to the gate of mos transistor which is inserted in series with clock pulse input gate of the bbd transfer gate. furthermore, voltage is supplied to step-up circuit. 5v d1 v d1 apply pin the same phase clock pulse as cp1 is applied through capacitor. 6 cp1 clock input 1 clock pulse of inverted phase to cp2 is applied. 7 out output pin composed signal of 1024th and 1025th stages is output. 8v d2 v d2 apply pin the same phase clock pulse as cp2 is applied through capacitor. n pin descriptions n pin assignment 128-stage bbd 8 7 in 3 v d2 out v d1 5 4 1 cp1 cp2 6 2 v dd gnd n block diagram 1 2 MN3306 3 4 v d2 out cp1 v d1 gnd cp2 in v dd 8 7 6 5
2 MN3306 mn3300 series parameter symbol ratings unit pin voltage v dd , v d1 , v d2 , v cp , v i - 0.3 to + 6.0 v output voltage v o - 0.3 to + 6.0 v operating ambient temperature t opr - 20 to + 60 c storage temperature t stg - 55 to + 125 c n absolute maximum ratings ta = 25 c parameter symbol conditions min typ max unit supply current i dd f cp = 40 khz 0.05 ma signal delay time 1 t d1 v dd = 1.8 to 4.0 v, f cp = 10 to 200 khz n * ms signal delay time 2 t d2 v dd = 4.0 to 5.0 v, f cp = 10 khz to 1 mhz 2f cp input signal frequency f i f cp = 40 khz, v i = 0.22 v rms 12 khz output attenuation 3 db(0 db at f i = 1 khz) input signal amplitude u i f cp = 40 khz, f i = 1 khz, thd = 2.5 % 0.32 0.44 v rms insertion loss l i f cp = 40 khz, f i = 1 khz, v i = 0.22 v rms - 40 4 db total harmonic distortion thd f cp = 40 khz, f i = 1 khz, v i = 0.22 v rms 0.3 2.5 % output noise voltage v no f cp = 100 khz, weighted by "a"curve 0.059 0.15 mv rms signal to noise ratio s/n 79 db n electrical characteristics v dd = v cph = 3v, v cpl = 0v, r l = 56k w , lpf : f c = 20khz, a tt = 48db/oct., ta = 25 c parameter symbol conditions min typ max unit supply voltage v dd + 1.8 + 3.0 + 5.0 v clock voltage "h"level v cph v dd v clock voltage "l"level v cpl 0v clock input capacitance c cp 100 pf clock frequency f cp 10 200(1000) * 1 khz clock pulse width t w(cp) * 3 0.5t * 2 clock rise time t r(cp) * 3 500 ns clock fall time t f(cp) * 3 500 ns clock cross point v x * 3 0 0.3v cph v n operating conditions ta = 25 c note) * 1 : ( ) : v dd = 4.0 to 5.0 v * 2 :t = 1/f cp (clock period) note) * : n = bbd stages n circuit diagram v x 3v t f(cp) t r(cp) cp2 cp1 t w(cp) 90% 50% 10% t 129 128 3 2 1 2 6 4 1 3 in gnd v dd cp1 cp2 8v d2 7 out 5v d1 * 3 : clock pulse waveforms
mn3300 series MN3306 3 n typical characteristics v o ? v i g i ? f i v no ? f cp thd ? v i v o ? v i g i ? v i thd ? v bias g i ? f cp g i ? ta 6 5 3 4 2 1 0 01 v dd = 3v f cp = 40khz ta = 25 c 234 dc input voltage v i ( v ) dc output voltage v o (v) 20 10 - 10 0 - 20 - 30 - 40 - 40 - 30 v dd = 3v f cp = 40khz f i = 1khz ta = 25 c - 20 - 10 10 0 input signal level v i ( dbm ) output signal level v o (dbm) 6 5 3 4 2 1 0 - 20 - 15 v dd = 3v f cp = 40khz f i = 1khz ta = 25 c - 10 - 55 0 input signal level v i ( dbm ) total harmonic distortion thd (%) - 100 - 90 - 70 - 80 - 60 - 50 - 40 20 40 v dd = 3v ta = 25 c 60 80 100 120 160 180 140 clock frequency f cp ( khz ) output noise voltage v no (dbm) 4 2 0 - 2 - 4 - 6 0.1 v dd = 3v ta = 25 c 0.3 1 3 30 100 10 input frequency f i ( khz ) insertion gain g i (db) f cp = 100khz 40khz 10khz 10 5 0 - 5 - 10 - 15 - 20 v dd = 3v f i = 1khz f cp = 40khz ta = 25 c - 15 - 10 - 5510 0 input signal level v i ( dbm ) insertion gain g i (db) 5 3 1 - 1 - 3 4 2 0 - 2 - 4 - 5 1 v dd = 3v f i = 1khz ta = 25 c 3 10 30 300 1000 100 clock frequency f cp ( khz ) insertion gain g i (db) 6 5 3 4 2 1 0 1.0 v dd = 3v f i = 1khz f cp = 40khz v i = 0.22v rms ta = 25 c 1.2 1.4 1.6 2.0 2.2 1.8 input bias voltage v bias ( v ) total harmonic distortion thd (%) 5 4 2 1 3 0 - 2 - 1 - 3 - 40 v dd = 3v f i = 1khz f cp = 40khz - 20 0 20 100 120 60 40 80 ambient temperature ta ( c ) insertion gain g i (db)
4 MN3306 mn3300 series n typical characteristics (to be continued) v i(max) ? ta thd ? v dd v bias ? v dd thd ? ta f i ? ta f i ? v dd g i ? v dd v i(max) ? v dd s/n ? v dd n supply voltage characteristics 1 0 - 2 - 3 - 1 - 7 - 6 - 5 - 7 - 40 v dd = 3v f cp = 40khz f i = 1khz thd = 2.5% - 20 0 20 100 120 60 40 80 ambient temperature ta ( c ) input signal level v i(max) (dbm) 40 20 30 10 0 - 40 v dd = 3v f cp = 40khz v o (f i ) = v o (1khz) - 3db - 20 0 20 100 120 60 40 80 ambient temperature ta ( c ) input frequency f i (khz) 0.8 0.4 0.6 0.2 0 - 40 v dd = 3v f i = 1khz f cp = 40khz v i = 0.22v rms - 20 0 20 100 120 60 40 80 ambient temperature ta ( c ) total harmonic distortion thd (%) 6 5 3 4 2 1 0 0 ta = 25 c 24 8 6 supply voltage v dd ( v ) input bias voltage v bias (v) 4 2 3 1 0 0 f cp = 40khz f i = 1khz v i = v i(max) - 6db ta = 25 c 28 46 supply voltage v dd ( v ) total harmonic distortion thd (%) f cp = 40khz v o (f i ) = v o (1khz) - 3db ta = 25 c 22 20 16 18 14 12 10 024 8 6 supply voltage v dd ( v ) input frequency f i (khz) supply voltage v dd ( v ) 20 0 10 - 10 - 20 0 f cp = 40khz f i = 1khz thd = 2.5% ta = 25 c 28 46 input signal level v i(max) (dbm) 5 1 3 - 1 4 0 2 - 2 - 3 0 f cp = 40khz f i = 1khz v i = v i(max) - 6db ta = 25 c 28 46 supply voltage v dd ( v ) insertion gain g i (db) ta = 25 c 110 100 80 90 70 60 50 024 8 6 supply voltage v dd ( v ) signal to noise ratio s/n (db)
mn3300 series MN3306 5 n package dimensions (unit : mm) 85 14 9.60.4 7.620.20 0.50.1 1.30.1 seating plane 0 to 15? 0.25 +0.20 C0.05 6.40.2 3.30.2 4.8max. 3.450.30 0.7min. 2.54 dip008-p-0300


▲Up To Search▲   

 
Price & Availability of MN3306

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X